English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 58323/91877 (63%)
造訪人次 : 14362122      線上人數 : 118
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋
    請使用永久網址來引用或連結此文件: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/38859

    題名: A low-power high driving ability voltage control oscillator used in PLL
    作者: 鄭國興;Cheng, Kuo-hsing;Yang, Wei-bin;Chung, Chun-fu
    貢獻者: 淡江大學電機工程學系
    日期: 2001-05-06
    上傳時間: 2010-04-15 11:39:11 (UTC+8)
    出版者: Institute of Electrical and Electronics Engineers (IEEE)
    摘要: Modern high speed CMOS processors using on-chip phase-locked-loops often require a clock buffer with stringent specifications on the signal's rise time and fall time rather than on the buffer's delay time. For these applications we propose a novel voltage controlled oscillator (VCO) with split path CMOS driver. It can be proposed to reduce the total power consumption and phase errors of the PLL. The proposed VCO with the split-path CMOS driver has low power consumption and lower area requirement than that achievable by the traditional tapered CMOS buffer.
    關聯: Circuits and Systems, 2001. ISCAS 2001. The 2001 IEEE International Symposium on (Volume:4 ), pp.614-617
    DOI: 10.1109/ISCAS.2001.922312
    顯示於類別:[電機工程學系暨研究所] 會議論文


    檔案 描述 大小格式瀏覽次數
    0780366859_4p614-617.pdf323KbAdobe PDF506檢視/開啟



    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回饋