English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 58317/91854 (63%)
造访人次 : 14016565      在线人数 : 165
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜寻范围 查询小技巧:
  • 您可在西文检索词汇前后加上"双引号",以获取较精准的检索结果
  • 若欲以作者姓名搜寻,建议至进阶搜寻限定作者字段,可获得较完整数据
  • 进阶搜寻

    jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/38856

    题名: The charge-transfer feedback-controlled split-path CMOS buffer
    作者: Cheng, Kuo-hsing;Yang, Wei-bin;Huang, Hong-yi
    贡献者: 淡江大學電機工程學系
    日期: 1999-03
    上传时间: 2010-04-15 11:10:22 (UTC+8)
    出版者: New York: Institute of Electrical and Electronics Engineers (IEEE)
    摘要: Abstract—A new low-power high-speed CMOS buffer, called the charge-transfer feedback-controlled split-path (CFS) CMOS buffer, is proposed. By using the feedback-controlled split-path method, the shortcircuit current of the output inverter is eliminated. Four additional MOS transistors are used as the charge-transfer diodes, which can transfer the charge stored in the split output-stage driver to the output node. Thus the propagation delay and power dissipation of the CFS buffer are reduced. The HSPICE simulation results show that the power-delay product of the CFS CMOS buffer is a savings over 20% in comparison to a conventional CMOS tapper buffer at 100 MHz operation frequency.
    關聯: IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing 46(3), pp.346-348
    DOI: 10.1109/82.754867
    显示于类别:[電機工程學系暨研究所] 期刊論文


    档案 描述 大小格式浏览次数
    1057-7130_46(3)p346-348.pdf82KbAdobe PDF682检视/开启



    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回馈