English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 56425/90262 (63%)
造訪人次 : 11694939      線上人數 : 36
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋
    請使用永久網址來引用或連結此文件: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/38856

    題名: The charge-transfer feedback-controlled split-path CMOS buffer
    作者: Cheng, Kuo-hsing;Yang, Wei-bin;Huang, Hong-yi
    貢獻者: 淡江大學電機工程學系
    日期: 1999-03
    上傳時間: 2010-04-15 11:10:22 (UTC+8)
    出版者: New York: Institute of Electrical and Electronics Engineers (IEEE)
    摘要: Abstract—A new low-power high-speed CMOS buffer, called the charge-transfer feedback-controlled split-path (CFS) CMOS buffer, is proposed. By using the feedback-controlled split-path method, the shortcircuit current of the output inverter is eliminated. Four additional MOS transistors are used as the charge-transfer diodes, which can transfer the charge stored in the split output-stage driver to the output node. Thus the propagation delay and power dissipation of the CFS buffer are reduced. The HSPICE simulation results show that the power-delay product of the CFS CMOS buffer is a savings over 20% in comparison to a conventional CMOS tapper buffer at 100 MHz operation frequency.
    關聯: IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing 46(3), pp.346-348
    DOI: 10.1109/82.754867
    顯示於類別:[電機工程學系暨研究所] 期刊論文


    檔案 描述 大小格式瀏覽次數
    1057-7130_46(3)p346-348.pdf82KbAdobe PDF667檢視/開啟



    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回饋