English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 60868/93650 (65%)
造訪人次 : 1148005      線上人數 : 21
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋
    請使用永久網址來引用或連結此文件: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/38841

    題名: High efficient 3-input XOR for low-voltage low-power high-speed applications
    作者: Cheng, Kuo-hsing;Hsieh, Ven-chieh
    貢獻者: 淡江大學電機工程學系
    日期: 1999
    上傳時間: 2010-04-15 11:44:07 (UTC+8)
    出版者: Institute of Electrical and Electronics Engineers (IEEE)
    摘要: A new 3-input XOR gate based upon the pass transistor design methodology for low-voltage, low-voltage high-speed applications is proposed. Five existing circuits are compared with the new proposed gate. It is shown that the proposed new circuit has at least 50% improvement in power-delay product than that of the CPL structure and the CMOS structure. Moreover, the proposed new circuit can also be operated as low as 1 V. Thus, the proposed new circuit is suitable for low-power, low-voltage and high-speed applications.
    關聯: ASICs, 1999. AP-ASIC '99. The First IEEE Asia Pacific Conference on, pp.166-169
    DOI: 10.1109/APASIC.1999.824054
    顯示於類別:[電機工程學系暨研究所] 會議論文


    檔案 描述 大小格式瀏覽次數
    0780357051_p166-169.pdf250KbAdobe PDF5890檢視/開啟



    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回饋