淡江大學機構典藏:Item 987654321/38838
English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 62820/95882 (66%)
造訪人次 : 4011179      線上人數 : 943
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜尋範圍 查詢小技巧：
  • 您可在西文檢索詞彙前後加上"雙引號"，以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋，建議至進階搜尋限定作者欄位，可獲得較完整資料
    •  進階搜尋


    請使用永久網址來引用或連結此文件: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/38838


    題名: The Improvement of Conditional Sum Adder for Low Power Applications
    作者: 鄭國興;Cheng, Kuo-hsing;Chiang, Shu-min;Cheng, Shun-wen
    貢獻者: 淡江大學電機工程學系
    日期: 1998-09-13
    上傳時間: 2010-04-15 11:08:58 (UTC+8)
    出版者: Piscataway: Institute of Electrical and Electronics Engineers
    摘要: The authors describe a new conditional-sum rule for low power applications. This conditional sum adder is especially attractive for implementing high-speed arithmetic systems. The new conditional sum addition rule can reduce the internal nodes and multiplexer numbers of the adder design. Various supply voltages and circuit structures are used to implement the new conditional sum adders. It is shown that about 10% to 25% power-delay product is saved
    關聯: ASIC Conference 1998. Proceedings. Eleventh Annual IEEE International, pp.131-134
    DOI: 10.1109/ASIC.1998.722817
    顯示於類別:[電機工程學系暨研究所] 會議論文

    文件中的檔案:

    檔案 描述 大小格式瀏覽次數
    index.html0KbHTML268檢視/開啟
    The Improvement of Conditional Sum Adder.pdf434KbAdobe PDF1097檢視/開啟

    在機構典藏中所有的資料項目都受到原著作權保護.

    TAIR相關文章

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回饋