English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 57046/90734 (63%)
造访人次 : 12470268      在线人数 : 489
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜寻范围 查询小技巧:
  • 您可在西文检索词汇前后加上"双引号",以获取较精准的检索结果
  • 若欲以作者姓名搜寻,建议至进阶搜寻限定作者字段,可获得较完整数据
  • 进阶搜寻

    jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/38837

    题名: Prioritized prime implicant patterns puzzle for novel logic synthesis and optimization
    作者: Cheng, Kuo-hsing;Cheng, Shun-wen
    贡献者: 淡江大學電機工程學系
    日期: 2002-01-07
    上传时间: 2010-01-11 16:01:16 (UTC+8)
    出版者: N.Y.: IEEE (Institute of Electrical and Electronic Engineers)
    摘要: Comparing CMOS logic with pass-transistor logic, a question was raised in the minds of the authors: "does any rule exist that contains all good?" This paper reveals novel logic synthesis and optimization procedures for full swing arbitrary logic function. The novel procedures are called prioritized prime implicant patterns puzzle (PPIPP). Following the proposed procedures, we can get a new hybrid high performance logic circuit family, which has low power consumption, low power-delay product, area efficiency and is suitable for low supply voltage. It has full swing signal in all nodes and high robustness against transistor downsizing and voltage scaling
    關聯: Proc. Joint ASP-DAC and Int'l VLSI design, ASPDAC 2002, Banglore, pp.155-159
    DOI: 10.1109/ASPDAC.2002.994909
    显示于类别:[電機工程學系暨研究所] 會議論文


    档案 描述 大小格式浏览次数
    Prioritized prime implicant patterns puzzle for novel logic synthesis and optimization.pdf309KbAdobe PDF224检视/开启



    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回馈