A Frequency Synthesizer Using Two Different Delay Feedbacks

機構典藏 > College of Engineering > Graduate Institute & Department of Electrical Engineering > Proceeding > Item 987654321/38796

Please use this identifier to cite or link to this item: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/38796

Title:	A Frequency Synthesizer Using Two Different Delay Feedbacks
Authors:	郭建宏;Kuo, Chien-hung;Shih, Yi-shun
Contributors:	淡江大學電機工程學系
Date:	2005-05-23
Issue Date:	2010-04-15 11:23:44 (UTC+8)
Publisher:	Institute of Electrical and Electronics Engineers (IEEE)
Abstract:	A phase-locked loop (PLL) with two different delay feedback paths is presented. It provides a new approach to minimize the dead zone, jitter accumulation, long settling time and nonidealities on PFD/CP. This PLL utilizes a tunable delay cell to reduce the ripple on the VCO control line and hence the jitter penalty. In addition, a fully differential delay cell for voltage-controlled oscillator (VCO) is introduced to perform a wide locking range and low-jitter performance. The proposed PLL was implemented in 0.35-μm 2P4M CMOS standard technology with the core area of 0.1mm. It can be operated from 250MHz to 1.29GHz and consume 38.2mW of power at 1GHz under a 3.3-V supply voltage.
Relation:	Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on (Volume:3 ), pp.2799-2802
DOI:	10.1109/ISCAS.2005.1465208
Appears in Collections:	[Graduate Institute & Department of Electrical Engineering] Proceeding

Files in This Item:

File	Description	Size	Format
0780388348_3p2799-2802.pdf		302Kb	Adobe PDF	667	View/Open
index.html		0Kb	HTML	324	View/Open