This paper proposes a double-sampling multibit delta sigma modulator with a single switched-opamp at a 1V of supply voltage. Two new digital-to-analog converter feedbacks for the low voltage modulator are developed to overcome the driving problem of the switches and minimize the number of capacitors used in the feedbacks of the modulator. The proposed modulator has been implemented with a second-order 3-bit modulator in a 0.18.mu.m 1P6M CMOS process. The measured signal-to-noise ratio and dynamic range of the modulator in a 24kHz of bandwidth are 80dB and 82dB, respectively, under a 2.5MHz of clock rate. The power consumption of the modulator is 1.8mW at 1V of supply voltage.
第17屆超大型積體電路設計暨計算機輔助設計技術研討會論文集=Proceedings of the 17th VLSI Design/CAD Symposium，4頁