A Novel Loop Filter Design for Phase-Locked Loops

機構典藏 > College of Engineering > Graduate Institute & Department of Electrical Engineering > Proceeding > Item 987654321/38671

Please use this identifier to cite or link to this item: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/38671

Title:	A Novel Loop Filter Design for Phase-Locked Loops
Authors:	周永山;Chou, Yung-shan;Mao, W. L.;Chen, Y. C.;Chang, F. R.
Contributors:	淡江大學電機工程學系
Date:	2006-10-08
Issue Date:	2010-04-15 11:08:41 (UTC+8)
Publisher:	Institute of Electrical and Electronics Engineers (IEEE)
Abstract:	A new loop filter design method for phase locked loops (PLLs) is presented, which employs multi-objective control technique to deal with the various design objectives: small noise bandwidth, good transient response (small settling time, small overshoot), and large gain and phase margins. Trade-off among the conflicting objectives is made via recently developed convex optimization skill in conjunction with appropriate adjustment of certain design parameters. One salient feature of the proposed method is that it allows one to specify the filter poles in advance, including the special case of PI form filter. Moreover, the proposed method is applicable to PLL of any order. Numerical simulation on nonlinear PLL model is performed which demonstrates the effectiveness of the proposed method.
Relation:	Systems, Man and Cybernetics, 2006. SMC '06. IEEE International Conference on (Volume:4 ), pp.2932-2938
DOI:	10.1109/ICSMC.2006.384563
Appears in Collections:	[Graduate Institute & Department of Electrical Engineering] Proceeding

Files in This Item:

File	Description	Size	Format
1424400996_4p2932-2938.pdf		1102Kb	Adobe PDF	2409	View/Open
index.html		0Kb	HTML	231	View/Open