jsp.display-item.identifier=請使用永久網址來引用或連結此文件:
https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/38671
|
| 题名: | A Novel Loop Filter Design for Phase-Locked Loops |
| 作者: | 周永山;Chou, Yung-shan;Mao, W. L.;Chen, Y. C.;Chang, F. R. |
| 贡献者: | 淡江大學電機工程學系 |
| 日期: | 2006-10-08 |
| 上传时间: | 2010-04-15 11:08:41 (UTC+8) |
| 出版者: | Institute of Electrical and Electronics Engineers (IEEE) |
| 摘要: | A new loop filter design method for phase locked loops (PLLs) is presented, which employs multi-objective control technique to deal with the various design objectives: small noise bandwidth, good transient response (small settling time, small overshoot), and large gain and phase margins. Trade-off among the conflicting objectives is made via recently developed convex optimization skill in conjunction with appropriate adjustment of certain design parameters. One salient feature of the proposed method is that it allows one to specify the filter poles in advance, including the special case of PI form filter. Moreover, the proposed method is applicable to PLL of any order. Numerical simulation on nonlinear PLL model is performed which demonstrates the effectiveness of the proposed method. |
| 關聯: | Systems, Man and Cybernetics, 2006. SMC '06. IEEE International Conference on (Volume:4 ), pp.2932-2938 |
| DOI: | 10.1109/ICSMC.2006.384563 |
| 显示于类别: | [電機工程學系暨研究所] 會議論文
|
文件中的档案:
| 档案 |
描述 |
大小 | 格式 | 浏览次数 |
|---|
| 1424400996_4p2932-2938.pdf | | 1102Kb | Adobe PDF | 2467 | 检视/开启 | | index.html | | 0Kb | HTML | 284 | 检视/开启 |
|
在機構典藏中所有的数据项都受到原著作权保护.
|