The CMOS on-chip oscillator based on level tracking technique

淡江大學機構典藏 > 工學院 > 電機工程學系暨研究所 > 會議論文 > Item 987654321/38600

jsp.display-item.identifier=請使用永久網址來引用或連結此文件: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/38600

题名:	The CMOS on-chip oscillator based on level tracking technique
作者:	Chang, Chia-yang;Chen, Po-chang;Yang, Ching-yang;李揚漢;Lee, Yang-han
贡献者:	淡江大學電機工程學系
日期:	2002-08
上传时间:	2010-04-15 11:34:44 (UTC+8)
出版者:	Institute of Electrical and Electronics Engineers (IEEE)
摘要:	In this paper, we propose the architecture of a CMOS fully integrated level-locked loop (LLL). A 455 kHz LLL without external reference signal achieves the target of 1 percent variation, and consumes 9 mW with 3.6 V power supply in a standard 0.5 μm CMOS process. The frequency-to-voltage converter (FVC) in the LLL, built upon the charge redistribution principle, can decrease the process variation. A programmable controller is developed to increase the frequency accuracy. The voltage-controlled oscillator (VCO) is based on differential delay cells in order to minimize the effect of the power supply and the substrate noise. According to the main circuits, operated at 1.8 V provided by a regulator, the output frequency is accurately for 455 kHz from 2.0 V to 3.6 V.
關聯:	ASIC, 2002. Proceedings. 2002 IEEE Asia-Pacific Conference on, pp.197-200
DOI:	10.1109/APASIC.2002.1031566
显示于类别:	[電機工程學系暨研究所] 會議論文

文件中的档案:

档案	描述	大小	格式	浏览次数
0780373634_p197-200.pdf		301Kb	Adobe PDF	425	检视/开启
index.html		0Kb	HTML	193	检视/开启

在機構典藏中所有的数据项都受到原著作权保护.

TAIR相关文章