The CMOS on-chip oscillator based on level tracking technique

機構典藏 > College of Engineering > Graduate Institute & Department of Electrical Engineering > Proceeding > Item 987654321/38600

Please use this identifier to cite or link to this item: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/38600

Title:	The CMOS on-chip oscillator based on level tracking technique
Authors:	Chang, Chia-yang;Chen, Po-chang;Yang, Ching-yang;李揚漢;Lee, Yang-han
Contributors:	淡江大學電機工程學系
Date:	2002-08
Issue Date:	2010-04-15 11:34:44 (UTC+8)
Publisher:	Institute of Electrical and Electronics Engineers (IEEE)
Abstract:	In this paper, we propose the architecture of a CMOS fully integrated level-locked loop (LLL). A 455 kHz LLL without external reference signal achieves the target of 1 percent variation, and consumes 9 mW with 3.6 V power supply in a standard 0.5 μm CMOS process. The frequency-to-voltage converter (FVC) in the LLL, built upon the charge redistribution principle, can decrease the process variation. A programmable controller is developed to increase the frequency accuracy. The voltage-controlled oscillator (VCO) is based on differential delay cells in order to minimize the effect of the power supply and the substrate noise. According to the main circuits, operated at 1.8 V provided by a regulator, the output frequency is accurately for 455 kHz from 2.0 V to 3.6 V.
Relation:	ASIC, 2002. Proceedings. 2002 IEEE Asia-Pacific Conference on, pp.197-200
DOI:	10.1109/APASIC.2002.1031566
Appears in Collections:	[Graduate Institute & Department of Electrical Engineering] Proceeding

Files in This Item:

File	Description	Size	Format
0780373634_p197-200.pdf		301Kb	Adobe PDF	425	View/Open
index.html		0Kb	HTML	195	View/Open