A new robust handshake for asymmetric asynchronous micro-pipelines

doi:10.1109/ISCAS.2003.1206233

淡江大學機構典藏 > 工學院 > 電機工程學系暨研究所 > 會議論文 > Item 987654321/38589

jsp.display-item.identifier=請使用永久網址來引用或連結此文件: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/38589

题名:	A new robust handshake for asymmetric asynchronous micro-pipelines
作者:	Cheng, Kuo-hsing;李揚漢;Lee, Yang-han;Chang, Wei-chun
贡献者:	淡江大學電機工程學系
日期:	2003-05-25
上传时间:	2010-04-15 11:15:30 (UTC+8)
出版者:	Institute of Electrical and Electronics Engineers (IEEE)
摘要:	In this paper, a new handshake methodology to enhance the performance of the asynchronous micro-pipeline systems is proposed. The proposed handshake methodology has more flexibilities to design an asymmetric asynchronous micro-pipeline system. The proposed handshake methodology also has some advantages, like latch free, robust, high throughput, very short pre-charge time, less transistors, and more flexibility in asymmetry data path. A technique that combines a single-rail dynamic circuit with a dual-rail dynamic circuit was proposed and used to design in the data path. In the critical delay data paths, the dual-rail dynamic circuits were used to improve the operating speed. Others, the single-rail dynamic circuits were used. It brings some advantages that reduce power consumption and die area while maintaining the calculation speed. An asynchronous micro-pipeline array multiplier was designed and implemented by the new robust handshake methodology. Based on the TSMC 0.35μm CMOS technology, the simulation results show that the proposed new handshake methodology has shortest latency and more robust property as compare with other handshake methodologies.
關聯:	Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on (Volume:5 ), pp.209-212
DOI:	10.1109/ISCAS.2003.1206233
顯示於類別:	[電機工程學系暨研究所] 會議論文

文件中的檔案:

檔案	描述	大小	格式	瀏覽次數
0780377613_5p209-212.pdf		288Kb	Adobe PDF	631	檢視/開啟
index.html		0Kb	HTML	340	檢視/開啟

在機構典藏中所有的資料項目都受到原著作權保護.

TAIR相關文章

数据加载中.....