Low Power High Speed Low Noise Mobile Phone Receiver Phase IC Design

淡江大學機構典藏 > 工學院 > 電機工程學系暨研究所 > 會議論文 > Item 987654321/38580

請使用永久網址來引用或連結此文件: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/38580

題名:	Low Power High Speed Low Noise Mobile Phone Receiver Phase IC Design
作者:	Cheng, Eddie;Ye, Fun
貢獻者:	淡江大學電機工程學系
關鍵詞:	Low power;High speed;Low noise;Receiver;Phase detector;XOR phasedetector;Loop filter;Current starved voltage controlled oscillator
日期:	2005-10
上傳時間:	2010-01-11 15:31:52 (UTC+8)
摘要:	As mobile phones' designing cycles are becoming shorter and shorter: from 6-8 months to 4-6 months nowadays, mobile phones' designers are competing who can layout a lower power-consumption, higher data throughput rate, and lower noising rate cellular phones than others. As a matter of fact, the receiver's phases IC is the key of all requirements. This article offer readers every key component's circuits and related mathematic formulas. In addition, it gives many useful tips. Therefore, readers can make a better performance circuit. Moreover, it comes out beneficial ways from semiconductor industrial experiences so that readers can achieve low-power consumption circuit. However, this text gives engineers a very valuable guideline to design a mobile phone's receiver phase IC.
關聯:	第十二屆國際神經資訊處理會議論文集=Proceedings of 12th International Conference on Neural Information Proceeding，頁192-196
顯示於類別:	[電機工程學系暨研究所] 會議論文

文件中的檔案:

檔案	大小	格式	瀏覽次數
Low Power High Speed Low Noise Mobile Phone Receiver Phase IC Design_西文摘要.docx	14Kb	Microsoft Word	130	檢視/開啟

在機構典藏中所有的資料項目都受到原著作權保護.

TAIR相關文章