English  |  正體中文  |  简体中文  |  Items with full text/Total items : 51772/86996 (60%)
Visitors : 8371539      Online Users : 68
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version
    Please use this identifier to cite or link to this item: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/38563

    Title: New architecture for high throughput-rate real-time 2-D DCT and the VLSI design
    Authors: Chiang, Jen-shiun;Huang, Hsiang-chou
    Contributors: 淡江大學電機工程學系
    Date: 1996-09-23
    Issue Date: 2010-04-15 10:57:06 (UTC+8)
    Publisher: N.Y.: Institute of Electrical and Electronic Engineers (IEEE)
    Abstract: The discrete cosine transform (DCT) has been widely used as the core of digital image and video signal compression. However, its computation is so intensive and is of great necessity to meet the requirement of high speed. In this paper, a new architecture for the VLSI design of 2-D DCT has been developed. This architecture contains the following features: (1) using the programmable logic array (PLA) to replace multipliers, (2) overlapped row-column operations and pipeline structure to reduce the total computation time, and (3) highly modular and regular structure for the efficient VLSI implementation. The architecture is implemented to a 8×8 2-D DCT. The circuit is designed by UMC's 0.8 μm spdm CMOS process and the cell library is provided by ITRI CCL. The simulation is shown that the speed of the data processing for this DCT is more than 50 MHz. It performs equivalently 800 million multiplication and accumulations per second
    Relation: ASIC Conference and Exhibit, 1996. Proceedings., Ninth Annual IEEE International, pp.219-222
    DOI: 10.1109/ASIC.1996.551997
    Appears in Collections:[電機工程學系暨研究所] 會議論文

    Files in This Item:

    File Description SizeFormat
    0780333020_p219-222.pdf419KbAdobe PDF425View/Open
    New Architecture for IIigh hroughput-Rate Real-Time 2-D DCT and the VLSI design.pdf418KbAdobe PDF261View/Open

    All items in 機構典藏 are protected by copyright, with all rights reserved.

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - Feedback