The design of a delta-sigma modulator with low clock feedthrough noise, op-amp gain compensation, and more correctly transferring charges between capacitors

淡江大學機構典藏 > 工學院 > 電機工程學系暨研究所 > 會議論文 > Item 987654321/38561

請使用永久網址來引用或連結此文件: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/38561

題名:	The design of a delta-sigma modulator with low clock feedthrough noise, op-amp gain compensation, and more correctly transferring charges between capacitors
作者:	Chiang, Jen-shiun;Hu, Chih-wei
貢獻者:	淡江大學電機工程學系
日期:	1997-06-09
上傳時間:	2010-04-15 11:02:39 (UTC+8)
出版者:	N.Y.: Institute of Electrical and Electronic Engineers (IEEE)
摘要:	The performance of a delta-sigma modulator (Δ ΣM) is degraded due to the low op-amp gain, the clock feedthrough noise, and the right or fault of charge transferring between capacitors. Hurst et al. in 1993 suggested an architecture which uses reduced sensitivity to the op-amp gain. Since the low op-amp gain is much easier to design and makes the design of a Δ ΣM become very easy. However, they do not overcome the noise effect of the Δ ΣM. Here, another design is proposed and the effect of noise is reduced
關聯:	Circuits and Systems, 1997. ISCAS '97., Proceedings of 1997 IEEE International Symposium on, vol.3, pp.2016-2019
DOI:	10.1109/ISCAS.1997.621550
顯示於類別:	[電機工程學系暨研究所] 會議論文

文件中的檔案:

檔案	描述	大小	格式	瀏覽次數
index.html		0Kb	HTML	265	檢視/開啟
The design of a delta-sigma modulator with low clock feedthrough noise, op-amp gain compensation, and more correctly transferring charges between capacitors.pdf		391Kb	Adobe PDF	614	檢視/開啟

在機構典藏中所有的資料項目都受到原著作權保護.

TAIR相關文章