A 3.3 V two-stage fourth-order sigma-delta modulator with gain compensation technique

機構典藏 > College of Engineering > Graduate Institute & Department of Electrical Engineering > Proceeding > Item 987654321/38557

Please use this identifier to cite or link to this item: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/38557

Title:	A 3.3 V two-stage fourth-order sigma-delta modulator with gain compensation technique
Authors:	江正雄;Chiang, Jen-shiun;Chou, Pao-chu
Contributors:	淡江大學電機工程學系
Date:	1998-11-24
Issue Date:	2010-04-15 10:46:30 (UTC+8)
Publisher:	Institute of Electrical and Electronics Engineers (IEEE)
Abstract:	We propose a multistage fourth order sigma-delta (ΣΔ) modulator with reduced sensitivity to the gain of operating amplifier. In the low voltage high order ΣΔ modulator, the gain of the operating amplifier is usually the most critical problem of the design. In order to overcome the difficulties of the high gain low voltage operating amplifier, we try to use medium gain operating amplifiers to design a fourth order multistage ΣΔ modulator, and find that it functions very well. The modulator is realized in a 0.5 μm DPDM process with an active area of 1.8 mm2. The HSPICE simulation shows this ΣΔ modulator with a maximum signal-to-noise-ratio (SNR) of 91 dB.
Relation:	Circuits and Systems, 1998. IEEE APCCAS 1998. The 1998 IEEE Asia-Pacific Conference on, pp.1-4
DOI:	10.1109/APCCAS.1998.743643
Appears in Collections:	[Graduate Institute & Department of Electrical Engineering] Proceeding

Files in This Item:

File	Description	Size	Format
0780351460_p1-4.pdf		383Kb	Adobe PDF	676	View/Open
index.html		0Kb	HTML	264	View/Open