English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 58317/91854 (63%)
造访人次 : 14018270      在线人数 : 156
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜寻范围 查询小技巧:
  • 您可在西文检索词汇前后加上"双引号",以获取较精准的检索结果
  • 若欲以作者姓名搜寻,建议至进阶搜寻限定作者字段,可获得较完整数据
  • 进阶搜寻

    jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/38557

    题名: A 3.3 V two-stage fourth-order sigma-delta modulator with gain compensation technique
    作者: 江正雄;Chiang, Jen-shiun;Chou, Pao-chu
    贡献者: 淡江大學電機工程學系
    日期: 1998-11-24
    上传时间: 2010-04-15 10:46:30 (UTC+8)
    出版者: Institute of Electrical and Electronics Engineers (IEEE)
    摘要: We propose a multistage fourth order sigma-delta (ΣΔ) modulator with reduced sensitivity to the gain of operating amplifier. In the low voltage high order ΣΔ modulator, the gain of the operating amplifier is usually the most critical problem of the design. In order to overcome the difficulties of the high gain low voltage operating amplifier, we try to use medium gain operating amplifiers to design a fourth order multistage ΣΔ modulator, and find that it functions very well. The modulator is realized in a 0.5 μm DPDM process with an active area of 1.8 mm2. The HSPICE simulation shows this ΣΔ modulator with a maximum signal-to-noise-ratio (SNR) of 91 dB.
    關聯: Circuits and Systems, 1998. IEEE APCCAS 1998. The 1998 IEEE Asia-Pacific Conference on, pp.1-4
    DOI: 10.1109/APCCAS.1998.743643
    显示于类别:[電機工程學系暨研究所] 會議論文


    档案 描述 大小格式浏览次数
    0780351460_p1-4.pdf383KbAdobe PDF642检视/开启



    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回馈