Effect of Sampling Errors on Array Gain

機構典藏 > College of Engineering > Graduate Institute & Department of Computer Science and Information Engineering > Proceeding > Item 987654321/37203

Please use this identifier to cite or link to this item: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/37203

Title:	Effect of Sampling Errors on Array Gain
Authors:	Baker, Charles R.;趙榮耀;Chow, Louis R.
Contributors:	淡江大學資訊工程學系
Date:	1978-04
Issue Date:	2010-04-15 09:41:59 (UTC+8)
Publisher:	Institute of Electrical and Electronics Engineers (IEEE)
Abstract:	The "Bryn Processor" is a well-known array processor; its design depends on spectral densities of the signal and noise processes. Array output signal-to-noise ratio can be decreased because of errors in sampling times: (1) When array design parameters are estimated from sampled data; (2) when operating on sampled input data. We model errors in sampling times as a discrete-parameter random process. Expressions for array output SNR of the Bryn processor are determined for the two situations listed above. Numerical results are presented for some specific assumptions on signal, noise, and sampling error.
Relation:	ICASSP '78. IEEE International Conference on Acoustics, Speech, and Signal Processing 3, pp.143-147
DOI:	10.1109/ICASSP.1978.1170512
Appears in Collections:	[Graduate Institute & Department of Computer Science and Information Engineering] Proceeding

Files in This Item:

File	Description	Size	Format
0000-0143_3p143-147.pdf		111Kb	Adobe PDF	389	View/Open