Design of continuous-time delta-sigma modulator for WCDMA application

機構典藏 > College of Engineering > Graduate Institute & Department of Electrical Engineering > Thesis > Item 987654321/35640

Please use this identifier to cite or link to this item: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/35640

Title:	Design of continuous-time delta-sigma modulator for WCDMA application
Other Titles:	應用於無線通信系統之連續式低通三角調變器設計
Authors:	宋育誠;Sung, Yu-chen
Contributors:	淡江大學電機工程學系碩士班江正雄;Chiang, Jen-shiun
Keywords:	類比數位轉換器;連續式濾波器;低通濾波器;和差調變器;Analog-to-digital (A/D) conversion;Continuous-time filters;Low-pass filters;WCDMA;Sigma-Delta modulator
Date:	2004
Issue Date:	2010-01-11 06:55:56 (UTC+8)
Abstract:	第二代通訊標準已經在全球使用許久，其中以GSM系統最為普遍。由於市場壓力，許多第二代之通訊技術已慢慢更進一步延伸，在需求上要求更高的系統容量和資料率，所以第三代無線通訊技術的WCDMA因此產生，它可以提供更高的頻寬，以符合各式多媒體與無線寬頻需求，所著重的一點就是它比起原本的第二代GSM無線通訊系統，大幅改進了無線部分的多工技術，使得我們可以在有限的無線通訊頻帶中，透過更新的無線傳輸技術來提供更為豐富與大量的使用者資料。其中類比/數位轉換器是無線接收端的核心電路，而超取樣和ΣΔ調變技術則是早已被應用於現代超大型積體電路中的類比數位轉換介面。有別於傳統的Niquist 類比/數位轉換器需要高精確的取樣電路，超取樣ΣΔ調變技術對電路上的雜訊敏感度低，這使得它可以實現於較低成本的標準數位製程中，有效的降低成本並進一步結合類比和數位電路以達到系統整合(SOC)的目標。配合著無線通信的進步，在系統上要作到高速高解析度的類比/數位轉換器需要高取樣頻率。在考量低功率低電壓的前提下，這對一般切換電容電路而言是一大限制，因為切換電容電路上中的高阻抗開關會限制訊號的大小和取樣頻率，儘管有些電路技巧如boot- strapping switch 和 switched- opamp可以克服這些問題，但這些電路技巧在設計上更為複雜困難並仍然受限於取樣頻率的問題。以連續時間電路來設計，可以避開這些限制達到高速高解析度的目標，並且不會有一般切換電容電路的缺點(Input-signal sampling errors, Settling-time errors)。本論文所要研究的方向為設計一個適用於WCDMA架構下之低通和差積分調變器，我們使用連續時間電路來設計，脈衝非時變轉換被使用來將離散時間濾波器轉移函式轉換為連續時間濾波器轉移函式，連續時間積分器使用主動式電阻電容(active-RC)電路來實現，電路架構用單一回授路徑方式，多位元nonreturn-to-zero (NRZ)數位類比轉換器作回授以降低對clock jitter的敏感度。據此，我們使用0.18微米1P6M標準製程設計了一個連續式低通三角調變器，其工作電壓為1.8V，取樣頻率52MHz，超取樣比為13，模擬結果顯示在頻寬為2MHz及取樣頻率52MHz下其動態輸入範圍為75dB，而最大的訊號雜訊失真比為72dB，此時輸入訊號450mV，有效解析度12bits，總功率消耗6mW。 The 3rd generation mobile communications standard (WCDMA), based on a wideband code division multiple access (W-CDMA) modulation scheme, will be available in the commercial market. The use of spread spectrum techniques requires high-speed baseband circuits (few MHz) with a moderate dynamic range (10~12 bit). A basic building block of such a WCDMA receiver is an analog-to-digital converter. Over-sampling and sigma-delta modulation techniques are used in the analog to digital conversion interface of modern very large scaled integrated circuits. Unlike Nyquist rate A/D converters, which need high-precision building blocks, A/D converters show low sensitivity to circuit imperfections. This technique is then well-suited for standard low-cost CMOS technologies dedicated to digital VLSI circuits. The recent high demand for wideband, high resolution A/D converters for telecommunication applications requires very high sampling frequencies. The continuously decreasing supply voltage of recent CMOS technologies is causing important limitations to the performances of SC circuits. High switch resistance limits the signal dynamic range and limits the sampling frequency. Some circuit techniques, like bootstrapping switch and switched-opamp, have been developed to overcome this problem. These techniques are rather complex and still limit the sampling frequency. Continuous-time (CT) circuits do not suffer from these limitations and are therefore capable of achieving higher performances in recent low-voltage CMOS processes. Input-signal sampling errors, like settling-time errors and charge injection, are other discrete-time (DT) problems that do not exist in CT circuits. In this thesis, we try to design a continuous-time low-pass sigma-delta modulator suitable for WCDMA application. The impulse time invariant transformation is used to transfer the discrete time filter transfer function to the continuous-time filter transfer function. The continuous-time modulator uses Active-RC Integrators circuits to fulfill the implementation. Our circuit architecture is with single-loop, and the multibit nonreturn-to-zero (NRZ) DAC pulse shaping is used to reduce clock jitter sensitivities. The operating voltage of our proposed low-pass sigma-delta modulators for WCDMA receiver application is 1.8V；the sampling frequency is 52MHz, and the oversampling ratio is 13. The simulation results show that the bandwidth is 2MHz；the sampling frequency is 52MHz；the dynamic input range is 75dB, and the maximum signal to noise ratio is 72 dB. Its input signal is 0.45V；the effective resolution is 12bits, and the total power dissipation is 6mW.
Appears in Collections:	[Graduate Institute & Department of Electrical Engineering] Thesis

Files in This Item:

File	Size	Format
	0Kb	Unknown	467	View/Open

Loading...