English  |  正體中文  |  简体中文  |  Items with full text/Total items : 57075/90742 (63%)
Visitors : 12501634      Online Users : 88
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version
    Please use this identifier to cite or link to this item: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/21147


    Title: MARS: a RISC based multiple function units Lisp machine
    Authors: 李鴻璋;Lee, H. C.;Lai, F.;Parng, T. M.
    Contributors: 淡江大學資訊管理學系
    Keywords: LISP;list processing;parallel architectures;reduced instruction set computing
    Date: 1992-09-01
    Issue Date: 2009-11-30 13:15:33 (UTC+8)
    Publisher: Institution of Engineering and Technology (IET)
    Abstract: This paper focuses on the features and evaluation of the processor board architecture of MARS with special emphasis on Lisp processing. Inside the processor board, there are four processing units, namely, the instruction fetch unit (IFU), Integer processing unit (IPU), floating-point processing unit (FPU) and list processing unit (LPU). The IFU feeds instructions to the processing units and supports the branch handling mechanism to reduce branch penalty; the IPU handles integer operations, string manipulation, and operand address calculations; the FPU deals with the floating point data type, which conforms to IEEE standard 754; and the LPU manages Lisp runtime environment, tag operation, dynamic type checking, and list access. In this architecture, not only new tagged representation of list suitable for RISC operation is proposed, but multiple processing units to separate the execution of complex register file and an ALU operation would relieve the timing constraint. Also, by using a branch control mechanism (called branch peephole) combined with hardware and software techniques to handle the control transfer, this architecture can achieve zero delay branch and zero cycle jump. Simulation results show that, with 50 ns cycle time, MARS will greatly outperform MIPS-X, SPUR, and symbolics 3600.
    Relation: IEE Proceedings-E Computers and Digital Techniques 139(5), pp.410-420
    DOI: 10.1049/ip-e.1992.0059
    Appears in Collections:[Graduate Institute & Department of Information Management] Journal Article

    Files in This Item:

    File SizeFormat
    index.html0KbHTML19View/Open

    All items in 機構典藏 are protected by copyright, with all rights reserved.


    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - Feedback