資料載入中.....
|
請使用永久網址來引用或連結此文件:
https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/21147
|
| 題名: | MARS: a RISC based multiple function units Lisp machine |
| 作者: | 李鴻璋;Lee, H. C.;Lai, F.;Parng, T. M. |
| 貢獻者: | 淡江大學資訊管理學系 |
| 關鍵詞: | LISP;list processing;parallel architectures;reduced instruction set computing |
| 日期: | 1992-09-01 |
| 上傳時間: | 2009-11-30 13:15:33 (UTC+8) |
| 出版者: | Institution of Engineering and Technology (IET) |
| 摘要: | This paper focuses on the features and evaluation of the processor board architecture of MARS with special emphasis on Lisp processing. Inside the processor board, there are four processing units, namely, the instruction fetch unit (IFU), Integer processing unit (IPU), floating-point processing unit (FPU) and list processing unit (LPU). The IFU feeds instructions to the processing units and supports the branch handling mechanism to reduce branch penalty; the IPU handles integer operations, string manipulation, and operand address calculations; the FPU deals with the floating point data type, which conforms to IEEE standard 754; and the LPU manages Lisp runtime environment, tag operation, dynamic type checking, and list access. In this architecture, not only new tagged representation of list suitable for RISC operation is proposed, but multiple processing units to separate the execution of complex register file and an ALU operation would relieve the timing constraint. Also, by using a branch control mechanism (called branch peephole) combined with hardware and software techniques to handle the control transfer, this architecture can achieve zero delay branch and zero cycle jump. Simulation results show that, with 50 ns cycle time, MARS will greatly outperform MIPS-X, SPUR, and symbolics 3600. |
| 關聯: | IEE Proceedings-E Computers and Digital Techniques 139(5), pp.410-420 |
| DOI: | 10.1049/ip-e.1992.0059 |
| 顯示於類別: | [資訊管理學系暨研究所] 期刊論文
|
文件中的檔案:
| 檔案 |
大小 | 格式 | 瀏覽次數 |
|---|
| index.html | 0Kb | HTML | 267 | 檢視/開啟 |
|
在機構典藏中所有的資料項目都受到原著作權保護.
|
