淡江大學機構典藏:Item 987654321/21136
English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 57505/91036 (63%)
造访人次 : 13421984      在线人数 : 301
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜寻范围 查询小技巧:
  • 您可在西文检索词汇前后加上"双引号",以获取较精准的检索结果
  • 若欲以作者姓名搜寻,建议至进阶搜寻限定作者字段,可获得较完整数据
  • 进阶搜寻


    jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/21136


    题名: Test time reduction for scan-designed circuits by sliding compatibility
    作者: 張昭憲;Chang, Jau-shien;Lin, Chen-shang
    贡献者: 淡江大學資訊管理學系
    关键词: maximum overlapping condition;parity scan;postgeneration method;scan-designed circuits;sliding compatibility;test clocks;test time reduction
    日期: 1995-01-01
    上传时间: 2009-11-30 13:15:08 (UTC+8)
    出版者: Institution of Engineering and Technology (IET)
    摘要: A postgeneration method for test time reduction of scan-designed circuits is developed. The maximum overlapping condition between consecutive applied patterns is identified. The application of the condition facilitated with the developed active sliding compatibility process significantly reduces the number of test clocks. It is demonstrated that the test clocks can be reduced by 50% on average from given test sets. Further evaluation shows that, for parity scan, the test clocks required by the authors' method are only 41% of those elsewhere.
    關聯: IEE proceedings. Computers and Digital Techniques 142(1), pp.41-48
    DOI: 10.1049/ip-cdt:19951520
    显示于类别:[資訊管理學系暨研究所] 期刊論文

    文件中的档案:

    档案 描述 大小格式浏览次数
    0KbUnknown252检视/开启
    index.html0KbHTML30检视/开启
    Test time reduction for scan-designed circuits by sliding compatibility.pdf658KbAdobe PDF0检视/开启

    在機構典藏中所有的数据项都受到原著作权保护.

    TAIR相关文章

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回馈