English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 62567/95223 (66%)
造訪人次 : 2523871      線上人數 : 30
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋
    請使用永久網址來引用或連結此文件: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/21136

    題名: Test time reduction for scan-designed circuits by sliding compatibility
    作者: 張昭憲;Chang, Jau-shien;Lin, Chen-shang
    貢獻者: 淡江大學資訊管理學系
    關鍵詞: maximum overlapping condition;parity scan;postgeneration method;scan-designed circuits;sliding compatibility;test clocks;test time reduction
    日期: 1995-01-01
    上傳時間: 2009-11-30 13:15:08 (UTC+8)
    出版者: Institution of Engineering and Technology (IET)
    摘要: A postgeneration method for test time reduction of scan-designed circuits is developed. The maximum overlapping condition between consecutive applied patterns is identified. The application of the condition facilitated with the developed active sliding compatibility process significantly reduces the number of test clocks. It is demonstrated that the test clocks can be reduced by 50% on average from given test sets. Further evaluation shows that, for parity scan, the test clocks required by the authors' method are only 41% of those elsewhere.
    關聯: IEE proceedings. Computers and Digital Techniques 142(1), pp.41-48
    DOI: 10.1049/ip-cdt:19951520
    顯示於類別:[資訊管理學系暨研究所] 期刊論文


    檔案 描述 大小格式瀏覽次數
    Test time reduction for scan-designed circuits by sliding compatibility.pdf658KbAdobe PDF2檢視/開啟



    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回饋