English  |  正體中文  |  简体中文  |  Items with full text/Total items : 62805/95882 (66%)
Visitors : 3881997      Online Users : 288
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version
    Please use this identifier to cite or link to this item: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/21030


    Title: Test set compaction for combinational circuits
    Authors: 張昭憲;Chang, Jau-shien;Lin, Chen-shang
    Contributors: 淡江大學資訊管理學系
    Keywords: automatic testing;combinational circuits;integrated circuit testing;logic testing
    Date: 1995-11-01
    Issue Date: 2009-11-30 13:10:57 (UTC+8)
    Publisher: New York: Institute of Electrical and Electronics Engineers (IEEE)
    Abstract: Test set compaction for combinational circuits is studied in this paper. Two active compaction methods based on essential faults are developed to reduce a given test set. The special feature is that the given test set will be adaptively renewed to increase the chance of compaction. In the first method, forced pair-merging, pairs of patterns are merged by modifying their incompatible specified bits without sacrificing the original fault coverage. The other method, essential fault pruning, achieves further compaction from removal of a pattern by modifying other patterns of the test set to detect the essential faults of the target pattern. With these two developed methods, the compacted test size on the ISCAS'85 benchmark circuits is smaller than that of COMPACTEST by more than 20%, and 12% smaller than that by ROTCO+COMPACTEST.
    Relation: IEEE transactions on computer-aided design of integrated circuits and systems 14(11), pp.1370-1378
    DOI: 10.1109/43.469663
    Appears in Collections:[Graduate Institute & Department of Information Management] Journal Article

    Files in This Item:

    File Description SizeFormat
    0278-0070_14(11)p1370-1378.pdf1053KbAdobe PDF1159View/Open
    Test set compaction for combinational circuits.pdf1051KbAdobe PDF1View/Open

    All items in 機構典藏 are protected by copyright, with all rights reserved.


    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - Feedback