An efficient VLSI architecture for 2-D dual-mode SMDWT

淡江大學機構典藏 > 工學院 > 資訊工程學系暨研究所 > 會議論文 > Item 987654321/118544

請使用永久網址來引用或連結此文件: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/118544

題名:	An efficient VLSI architecture for 2-D dual-mode SMDWT
作者:	Hsia, Chih-Hsien;Chiang, Jen-Shiun;Chang, Shih-Hao
關鍵詞:	Discrete wavelet transforms;CMOS integrated circuits;CMOS technology;Very large scale integration;Irrigation;Biomedical imaging;Image recognition
日期:	2013-04-10
上傳時間:	2020-04-11 12:10:34 (UTC+8)
摘要:	In this paper, we propose a highly efficient VLSI architecture for 2-D dual-mode (supporting 5/3 and 9/7 lifting-based) Symmetric Mask-based Discrete Wavelet Transform (SMDWT) to improve the critical issue of the 2-D Lifting-based Discrete Wavelet Transform (LDWT), and then obtains the benefit of low-latency reduced complexity, and low transpose memory. The SMDWT also has the advantages of reduced complexity, regular signal coding, short critical path, reduced latency time, and independent subband coding processing. The transpose memory requirement of the N×N is 9N. The architecture is based on the parallel and folding scheme processing to achieve higher hardware utilization ratio and reduce the silicon area. It is suitable for Very Large Scale Integration (VLSI) implementation and can be applied to real-time operating of computer vision applications.
DOI:	10.1109/ICNSC.2013.6548836
顯示於類別:	[資訊工程學系暨研究所] 會議論文

文件中的檔案:

檔案	描述	大小	格式	瀏覽次數
index.html		0Kb	HTML	158	檢視/開啟

在機構典藏中所有的資料項目都受到原著作權保護.

TAIR相關文章