An efficient VLSI architecture for 2-D dual-mode SMDWT

機構典藏 > College of Engineering > Graduate Institute & Department of Computer Science and Information Engineering > Proceeding > Item 987654321/118544

Please use this identifier to cite or link to this item: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/118544

Title:	An efficient VLSI architecture for 2-D dual-mode SMDWT
Authors:	Hsia, Chih-Hsien;Chiang, Jen-Shiun;Chang, Shih-Hao
Keywords:	Discrete wavelet transforms;CMOS integrated circuits;CMOS technology;Very large scale integration;Irrigation;Biomedical imaging;Image recognition
Date:	2013-04-10
Issue Date:	2020-04-11 12:10:34 (UTC+8)
Abstract:	In this paper, we propose a highly efficient VLSI architecture for 2-D dual-mode (supporting 5/3 and 9/7 lifting-based) Symmetric Mask-based Discrete Wavelet Transform (SMDWT) to improve the critical issue of the 2-D Lifting-based Discrete Wavelet Transform (LDWT), and then obtains the benefit of low-latency reduced complexity, and low transpose memory. The SMDWT also has the advantages of reduced complexity, regular signal coding, short critical path, reduced latency time, and independent subband coding processing. The transpose memory requirement of the N×N is 9N. The architecture is based on the parallel and folding scheme processing to achieve higher hardware utilization ratio and reduce the silicon area. It is suitable for Very Large Scale Integration (VLSI) implementation and can be applied to real-time operating of computer vision applications.
DOI:	10.1109/ICNSC.2013.6548836
Appears in Collections:	[Graduate Institute & Department of Computer Science and Information Engineering] Proceeding

Files in This Item:

File	Description	Size	Format
index.html		0Kb	HTML	208	View/Open