English  |  正體中文  |  简体中文  |  Items with full text/Total items : 57042/90725 (63%)
Visitors : 12462149      Online Users : 387
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version
    Please use this identifier to cite or link to this item: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/117344


    Title: FPGA-based hardware design for scale-invariant feature transform
    Authors: 李世安
    Keywords: Hardware;Computer architecture;Field programmable gate arrays;Feature extraction;Computational efficiency;Real-time systems;Transforms
    Date: 2018-08-03
    Issue Date: 2019-10-08 12:10:36 (UTC+8)
    Publisher: IEEE
    Abstract: This paper proposes a novel hardware design method of scale-invariant feature transform (SIFT) algorithm for implementation on field-programmable gate array (FPGA). To reduce the computing costs, Gaussian kernels are calculated offline for use in Gaussian filters. To eliminate low-contrast points, the inverse of a Hessian matrix is required for hardware implementation, which results in poor performance because dividers are needed. To solve this problem, this paper presents a new mathematical derivation model to implement the low-contrast detection, avoiding the use of any dividers. For the implementation of the normalization module, a large number of dividers are required by traditional methods, which adversely affects the computational efficiency. This paper presents a new architecture using only one divider to implement the normalization function in hardware. Thanks to the parallel processing architecture proposed to design the image pyramid, SIFT detection, and SIFT descriptor, the computational efficiency of the SIFT algorithm is significantly improved. As a result of the proposed design method, the requirement of logic elements in the FPGA hardware is greatly reduced and system frequency is significantly increased. Experimental results show that the proposed hardware architecture outperforms existing techniques in terms of resource usage and computational efficiency for real-time image processing.
    Relation: IEEE Access
    Appears in Collections:[電機工程學系暨研究所] 專書

    Files in This Item:

    File Description SizeFormat
    FPGA-based hardware design for scale-invariant feature transform.pdf318KbAdobe PDF22View/Open
    index.html0KbHTML78View/Open

    All items in 機構典藏 are protected by copyright, with all rights reserved.


    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - Feedback