淡江大學機構典藏:Item 987654321/116044
English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 62805/95882 (66%)
造訪人次 : 3987163      線上人數 : 704
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜尋範圍 查詢小技巧：
  • 您可在西文檢索詞彙前後加上"雙引號"，以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋，建議至進階搜尋限定作者欄位，可獲得較完整資料
    •  進階搜尋


    請使用永久網址來引用或連結此文件: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/116044


    題名: An Erase Efficiency Boosting Strategy for 3D Charge Trap NAND Flash
    作者: Shuo-Han Chen;Yuan-Hao Chang;Yu-Pei Liang;Hsin-Wen Wei;Wei-Kuan Shih
    關鍵詞: Multi-block erase;3D charge trap;garbage collection;3D NAND flash;flash storage
    日期: 2018-03-22
    上傳時間: 2019-03-23 12:10:34 (UTC+8)
    出版者: IEEE
    摘要: Owing to the fast-growing demands of larger and faster NAND flash devices, new manufacturing techniques have accelerated the down-scaling process of NAND flash memory. Among these new techniques, 3D charge trap flash is considered to be one of the most promising candidates for the next-generation NAND flash devices. However, the long erase latency of 3D charge trap flash becomes a critical issue. This issue is exacerbated because the distinct transient voltage shift phenomenon is worsened when the number of program/erase cycle increases. In contrast to existing works that aim to tackle the erase latency issue by reducing the number of block erases, we tackle this issue by utilizing the “multi-block erase” feature. In this work, an erase efficiency boosting strategy is proposed to boost the garbage collection efficiency of 3D charge trap flash via enabling multi-block erase inside flash chips. A series of experiments was conducted to demonstrate the capability of the proposed strategy on improving the erase efficiency and access performance of 3D charge trap flash. The results show that the erase latency of 3D charge trap flash memory is improved by 75.76 percent on average even when the P/E cycle reaches
    關聯: IEEE Transactions on Computers 67(9), p.1246 - 1258
    DOI: 10.1109/TC.2018.2818118
    顯示於類別:[電機工程學系暨研究所] 期刊論文

    文件中的檔案:

    檔案 描述 大小格式瀏覽次數
    An Erase Efficiency Boosting Strategy for 3D Charge Trap NAND Flash.pdf2688KbAdobe PDF1檢視/開啟
    index.html0KbHTML67檢視/開啟

    在機構典藏中所有的資料項目都受到原著作權保護.

    TAIR相關文章

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回饋