An FET With a Source Tunneling Barrier Showing Suppressed Short-Channel Effects for Low-Power Applications

淡江大學機構典藏 > 理學院 > 物理學系暨研究所 > 期刊論文 > Item 987654321/115180

請使用永久網址來引用或連結此文件: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/115180

題名:	An FET With a Source Tunneling Barrier Showing Suppressed Short-Channel Effects for Low-Power Applications
作者:	Hsieh, Yu-Feng;Chen, Si-Hua;Chen, Nan-Yow;Lee, Wen-Jay;Tsai, Jyun-Hwei;Chen, Chun-Nan;Chiang, Meng-Hsueh;Lu, Darsen D.;Kao, Kuo-Hsing
關鍵詞:	Field effect transistors;Silicon;Tunneling;Heterojunctions;Logic gates;Effective mass
日期:	2018-01-23
上傳時間:	2018-10-11 12:10:46 (UTC+8)
出版者:	IEEE
摘要:	A device design technique using tunneling barriers (TBs) for reducing the short-channel effects (SCEs) is proposed. By introducing TBs at the source and drain junctions of a Si FET, the threshold voltage (Vth) rolloff can be significantly suppressed. This is because the TBs weaken the electrical coupling between drain bias and transmission/current spectrum in energy. Specifically, as compared with a conventional FET, the Vth roll-off for channel length reduction from 20 to 5 nm is mitigated by more than 40% when a thin TB is embedded at the source junction. This paper further reveals that the TB at the source junction dominates the physical mechanism minimizing the SCEs of the TBFET, and thus the device performance can be improved appreciably by removing the TB at the drain side and by decreasing the TB height at the source side.
關聯:	IEEE TRANSACTIONS ON ELECTRON DEVICES ,65(3) ,P.855-859
DOI:	10.1109/TED.2018.2791467
顯示於類別:	[物理學系暨研究所] 期刊論文

文件中的檔案:

檔案	描述	大小	格式	瀏覽次數
An FET With a Source Tunneling Barrier Showing Suppressed Short-Channel Effects for Low-Power Applications.pdf		1375Kb	Adobe PDF	1	檢視/開啟
index.html		0Kb	HTML	219	檢視/開啟

在機構典藏中所有的資料項目都受到原著作權保護.

TAIR相關文章