Efficient due-date quoting and production scheduling for integrated circuit packaging with reentrant processes

doi:10.1109/TCPMT.2018.2847689

機構典藏 > College of Business and Management > Graduate Institute & Department of Information Management > Journal Article > Item 987654321/114854

Please use this identifier to cite or link to this item: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/114854

Title:	Efficient due-date quoting and production scheduling for integrated circuit packaging with reentrant processes
Authors:	L. Y. Hsieh;C.-B. Cheng
Keywords:	Job shop scheduling;Integrated circuits;Integrated circuit packaging;Optimization;Genetic algorithms;Packaging
Date:	2018-08
Issue Date:	2018-08-08 12:10:45 (UTC+8)
Publisher:	IEEE
Abstract:	The advances in packaging technology in the past decade have overcome a few engineering limitations in integrated circuit (IC) manufacturing. This has greatly complicated the manufacturing process and created a huge challenge in the operations management of the semiconductor back-end production. In particular, the modern demand of lighter and smaller products expedites the multichip packaging technology, which requires reentrant processes and hence makes resource scheduling more difficult. Apart from the fact that IC packaging shares many key features with the semiconductor front-end production, the cycle time of back-end production is significantly shorter than that of the front-end production. Therefore, there is an urgent need of a rapid solution procedure to generate a reliable production schedule for IC packaging. To respond to customer requests efficiently, this paper models the production scheduling of IC packaging as an optimization model and formulates a hybrid genetic algorithm (GA) to solve the problem efficiently. The embedded structure of our model enables the decomposition of the original problems into many small-sized subproblems, which can be solved by available optimization solvers. These subproblems communicate via a master problem, which is solved by a GA to determine the due dates assigned to subproblems. The master and the subproblems are iteratively solved in turn to obtain a satisfactory solution. Computational experiments and an empirical study are performed to validate the efficiency and the feasibility of the proposed approach.
Relation:	IEEE Transactions on Components, Packaging and Manufacturing Technology 8(8), p.1487-1495
DOI:	10.1109/TCPMT.2018.2847689
Appears in Collections:	[Graduate Institute & Department of Information Management] Journal Article

Files in This Item:

File	Description	Size	Format
Efficient Due-Date Quoting and Production Scheduling for Integrated Circuit Packaging With Reentrant Processes.pdf		2022Kb	Adobe PDF	0	View/Open
index.html		0Kb	HTML	215	View/Open

Loading...