English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 64191/96979 (66%)
造訪人次 : 8385469      線上人數 : 8054
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋
    請使用永久網址來引用或連結此文件: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/114789


    題名: 具製程與溫度變異補償機制之可調式寬頻輸出時脈產生電路
    其他題名: A programmable wide-range clock generator with process and temperature compensation mechanism circuit design
    作者: 張國寗;Chang, Kuo-Ning
    貢獻者: 淡江大學電機工程學系碩士班
    楊維斌
    關鍵詞: 低操作電壓;寬頻;責任週期電壓轉換器;壓控振盪器;low supply voltage;wide-range;duty-cycle-to-voltage;voltage controlled oscillator
    日期: 2017
    上傳時間: 2018-08-03 15:04:07 (UTC+8)
    摘要: 在過去幾十年,石英振盪器在大多數電子產品被廣泛用作參考時脈產生器,因為它們可以提供穩定的操作時脈來與各種應用系統晶片(SoC)的電路。值得注意的是,一個石英振盪器不僅在正常的環境下提供了一個穩定的運行時脈,重點是當晶片處在操作環境的變異下,石英振盪器仍可以提供一個精準與穩定的輸出,這是石英振盪器的主要優勢。通常集成在SoC的電路需要不同操作頻率的時脈,但這些時脈卻需要由不同的振盪器產生。因此,提供一個廣泛頻道使用的時脈產生器設計已於近日成為無晶體時脈產生器中一個突出的設計考量。
    本文提出了一種新的控制機制來產生較寬的輸出頻率範圍,而此機制僅需要一對25MHz差動輸入訊號的責任週期變異。當這些責任週期由數位控制脈衝寬度調變設置後,送入責任週期電壓轉換器,由呈現反比成長的責任週期控制係數產生雙控制電壓VP和VN,分別管理電壓控制振盪器的延遲以提供一個寬頻輸出範圍的頻率。本文所提出的時脈產生器可以提供一個穩定35MHz至138MHz的頻率輸出時脈,並以較小的供應電壓以及面積,提供給寬頻需求的應用做為使用。
    In previous decades, quartz oscillators were widely used as reference clock generators in most electronic products, because they can supply a stable operating clock to system-on-a-chip (SoC) circuits with various applications. Notably, a quartz oscillator not only supplies a stable operating clock in normal situation, but can also provide accuracy and stability against the environment variations, which is the main advantage of quartz oscillator.
    Circuits integrated on a SoC usually require diverse operating frequencies, which are generated by various clock generators. Therefore, supplying a wide range of frequency channels has recently become a prominent design consideration for crystal-less clock generators.
    This paper presents a new control mechanism to generate wide range frequencies, which requires only the duty cycle variation of the differential 25-MHz input signals. When these duty cycles are set by digitally controlled pulse width modulation and fed into the duty-cycle-to-voltage converter, dual control voltages, namely VP and VN with positive and negative control duty cycle coefficients, respectively, are produced to manage the delay of the voltage-controlled ring oscillator and supply a wide range of frequency channels. The proposed clock generator can supply a stable output clock with a wide range of frequencies from 35MHz to 138MHz, and can be used in wideband applications with low supply voltages and small areas.
    顯示於類別:[電機工程學系暨研究所] 學位論文

    文件中的檔案:

    檔案 描述 大小格式瀏覽次數
    index.html0KbHTML202檢視/開啟

    在機構典藏中所有的資料項目都受到原著作權保護.

    TAIR相關文章

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回饋