A Fast-Lock and Low-Power DLL-Based Clock Generator Applied for DDR4

淡江大學機構典藏 > 工學院 > 電機工程學系暨研究所 > 期刊論文 > Item 987654321/112391

請使用永久網址來引用或連結此文件: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/112391

題名:	A Fast-Lock and Low-Power DLL-Based Clock Generator Applied for DDR4
作者:	Yu-Lung Lo;Wei-Bin Yang;Han-Hsien Wang;Cing-Huan Chen;Zi-Ang Huang
日期:	2018-01
上傳時間:	2017-12-13 02:10:37 (UTC+8)
摘要:	This paper presents a fast-lock and low-power delay-locked loop (DLL) circuit applied for DDR4. The proposed modified phase detector and modified charge pump can reduce locking time as well as static phase error. The glitch elimination circuit reduces glitches in the PD for reducing the glitch power. The phase interpolator and phase combiner circuit are used to generate four output frequencies: 0.2, 0.4, 0.8, and 1.6 GHz. The design is fabricated through a 0.18-μm standard CMOS process with a supply voltage of 1.8 V. The simulation results indicate that the lock time is less than 20 cycles and the power consumption of the DLL is 15.14 mW at 1.6 GHz. The active die area of the proposed DLL-based clock generator is 0.51 mm2.
關聯:	Microsystem Technologies 24(1), p.137–146
顯示於類別:	[電機工程學系暨研究所] 期刊論文

文件中的檔案:

檔案	大小	格式	瀏覽次數
A Fast-Lock and Low-Power DLL-Based Clock Generator Applied for DDR4.html	0Kb	HTML	22	檢視/開啟

在機構典藏中所有的資料項目都受到原著作權保護.

TAIR相關文章