English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 62567/95223 (66%)
造訪人次 : 2522227      線上人數 : 43
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋
    請使用永久網址來引用或連結此文件: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/112391

    題名: A Fast-Lock and Low-Power DLL-Based Clock Generator Applied for DDR4
    作者: Yu-Lung Lo;Wei-Bin Yang;Han-Hsien Wang;Cing-Huan Chen;Zi-Ang Huang
    日期: 2018-01
    上傳時間: 2017-12-13 02:10:37 (UTC+8)
    摘要: This paper presents a fast-lock and low-power delay-locked loop (DLL) circuit applied for DDR4. The proposed modified phase detector and modified charge pump can reduce locking time as well as static phase error. The glitch elimination circuit reduces glitches in the PD for reducing the glitch power. The phase interpolator and phase combiner circuit are used to generate four output frequencies: 0.2, 0.4, 0.8, and 1.6 GHz. The design is fabricated through a 0.18-μm standard CMOS process with a supply voltage of 1.8 V. The simulation results indicate that the lock time is less than 20 cycles and the power consumption of the DLL is 15.14 mW at 1.6 GHz. The active die area of the proposed DLL-based clock generator is 0.51 mm2.
    關聯: Microsystem Technologies 24(1), p.137–146
    顯示於類別:[電機工程學系暨研究所] 期刊論文


    檔案 大小格式瀏覽次數
    A Fast-Lock and Low-Power DLL-Based Clock Generator Applied for DDR4.html0KbHTML4檢視/開啟



    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回饋