English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 49378/84106 (59%)
造訪人次 : 7368483      線上人數 : 62
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋
    請使用永久網址來引用或連結此文件: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/111467


    題名: 連續漸近式類比數位轉換器架構改良之低壓降線性穩壓器
    其他題名: Improved low dropout regulator with successive approximation analog to digital converter
    作者: 徐偉珉;Hsu, Wei-Ming
    貢獻者: 淡江大學電機工程學系碩士班
    江正雄;Zheng-Xiong Jiang  
    關鍵詞: 低壓降線性穩壓器;連續漸近式類比數位轉換器;LDO;SAR;ADC
    日期: 2016
    上傳時間: 2017-08-24 23:53:36 (UTC+8)
    摘要: 系統晶片會隨著製程、供應電壓定與溫度偏異而產生飄移,電路上會產生非理想的偏異,會造成系統上的不穩定,進而造成晶片的不正常工作,更嚴重而導致晶片的損壞,如何設計出一不隨製程、電壓變異且低功率消耗的穩壓器便是研究中一個重要的議題,在電路設計上使用數位電路才取代誤差放大器,因此,此論文目標為改良之前學長所設計出一個使用連續漸近式類比數位轉換器架構之低壓降線性穩壓器。
    低壓降線性穩壓器有幾項主要考量的特性參數: (1) 輸出電壓差(△V)與靜態電流(Quiescent Current, Iq) (2) 線性調節率(Line Regulation, LNR) (3)負載調節率(Load Regulation, LDR);這些參數都與負載電流、精準度、穩壓時間有著密不可分的關係。整體電路可分為三大部分,第一部分為利用8位元連續漸近式類比數位轉換器架構,第二部分為製程變異,而第三部分為智控機制。
    低壓降線性穩壓器電路的設計,產生一電壓正負誤差10%的電壓與一最低與最高的可承受電流,而這兩電壓與電流經由功率電晶體後,最後輸出還能穩定在固定的電壓,利用連續漸近式類比數位轉換器的訊號來控制功率電晶體以達到穩定的輸出電壓,並且降低在穩態中,所消耗的靜態電流。首先利用製程變異偵測在哪個製成,第二利用比較器來比較輸入電壓與偵測負載來判斷所要增加的電壓給予回授電壓。最後第三點,在設計連續漸近式類比數位轉換器架構和比較器部分,盡量降低DC電流消耗以節省整體的電流消耗。
    SoC circuits may produce non-ideal effects due to variations of process, supply voltage, and temperature, which cause the chip not to work or lead to damage the chip in serious. Besides, how to design a low power consumption of the circuit is an important issue. In this thesis, we will design a low dropout (LDO) regulator circuit that uses a successive approximation analog to digital converter to replace the error amplifier.
    There are several key considerations for low dropout linear regulator characteristic parameters, such as: output voltage difference (ΔV), quiescent current (Iq), linear regulation rate (LNR), and load regulation rate (LDR). These parameters have close relationship with the load current, precision, and settling time of the LDO. The proposed LDO circuit consists of three parts: an 8-bit successive approximation analog-to-digital converter (ADC), a process variation adjuster, and a scanner to scan Vin and the output resistance. The proposed LDO uses the signal from the SAR ADC to control the power transistor to adapt the output voltage and can reduce the quiescent current in the steady state. During the operation, firstly it adjusts the process variation. Secondly, it compares the input voltage and the resistance to control the feedback additive voltage value to the feedback voltage to turn on or turn off the power transistors. Finally, the designed comparators may reduce the DC current.
    顯示於類別:[電機工程學系暨研究所] 學位論文

    文件中的檔案:

    檔案 描述 大小格式瀏覽次數
    index.html0KbHTML17檢視/開啟

    在機構典藏中所有的資料項目都受到原著作權保護.

    TAIR相關文章

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回饋