淡江大學機構典藏:Item 987654321/111464
English  |  正體中文  |  简体中文  |  Items with full text/Total items : 62861/95882 (66%)
Visitors : 4205072      Online Users : 897
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
    •  Adv. Search
    Home ‧ Login ‧ Upload ‧ Help ‧ About ‧ Administer Goto mobile version


    Please use this identifier to cite or link to this item: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/111464


    Title: 使用環形震盪器對TSV預接合測試
    Other Titles: Pre-bond TSV test enabled by ring oscillators
    Authors: 劉昕宇;Liu, Hsin-Yu
    Contributors: 淡江大學電機工程學系碩士班
    饒建奇;Rau, Jiann-Chyi
    Keywords: 預接合測試;環形震盪器;3D-IC;TSV;Ring Oscillators;Pre-Bond test
    Date: 2016
    Issue Date: 2017-08-24 23:53:32 (UTC+8)
    Abstract: 一.摘要
    隨著半導體產業的發展IC的進步日新月異，藉由3D-IC的發展大幅減少了晶片的體積，3D-IC的成功主要仰賴於TSV的使用，TSV為直接貫穿晶片及晶圓的一種技術，藉此減少晶片與晶片之間的間隙，使晶片整體體積縮小，但在TSV製造過程中可能會產生填充不完全、中間有空隙亦或是填充過程中混入雜質等狀況發生，以及TSV的測試過程不容易，造成原因有以下幾點。
    1)TSV大多埋沒在矽晶片裡面。
    2)TSV的尺寸非常小，根據近期的文獻指出直徑多為10μm彼此的間距大約40μm。
    3)一個3D-IC中的TSV數量龐大。
    正因為以上原因，造成預接合測試中不容易對TSV進行檢測，特別是侵入式檢測方式，更是困難，因此我們選擇了現有非侵入之檢測方式，使用環形震盪器對TSV進行檢測並對其進行改良。
    相較於其他檢測方法，使用環形震盪器有以下3點處。
    1)此方法為非侵入式，不會對晶片造成外力傷害。
    2)可以藉由更改電壓等等參數，達到更好的結果。
    3)面積成本小
    本篇文章致力於使用環形震盪器對TSV預接合測試，更正現有的錯誤模型[16]，使其更加貼近現實，並且改良現有的測試模型[18]，使其更加容易分辨錯誤，若其TSV發生開孔錯誤，則產生波形的頻率將會較正常情況快，另外可以藉由增加電壓的方式來大幅提升錯誤分辨率；若其TSV發生漏電流錯誤，則產生波形的頻率將會較正常情況快且震幅較正常情況小，另外可以藉由調整固定電壓來提升錯誤分辨率，此外，本篇文章的測試模型之測試所需時間與面積成本皆在適當範圍內，所增加的成本則在可以忽略的程度。
    The popularity of 3D-IC is rising among industry and research groups. 3D-IC is based on Through Silicon Via (TSVs), which are emerging as one of the main competitors to continue the trend of Moore’s Law. We use ring oscillators to test TSV errors, and build some new ideas to that the existing fault model more realistic . If it gets a resistive-open fault, then the frequency of the wave will be faster than the normal one. After that, test resolution can be improved by increasing the voltage; if it gets a leakage fault, then the frequency of resulting wave will be faster, and the amplitude will be smaller than normal. In this case, test resolution is increased by adjusting the particular voltage value. One other thing that worth to be mentioned is that the test time and cost area are within an appropriate range, thus the added cost is negligible in the test model required for this article
    Appears in Collections:[Graduate Institute & Department of Electrical Engineering] Thesis

    Files in This Item:

    File Description SizeFormat
    index.html0KbHTML84View/Open

    All items in 機構典藏 are protected by copyright, with all rights reserved.

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - Feedback