English  |  正體中文  |  简体中文  |  Items with full text/Total items : 51897/87065 (60%)
Visitors : 8468784      Online Users : 169
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version
    Please use this identifier to cite or link to this item: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/109832


    Title: Boosting the Performance of 3D Charge Trap NAND Flash with Asymmetric Feature Process Size Characteristic
    Authors: Chen, Shuo Han;Chen, Yen-Ting;Wei, Hsin-Wen;Shih, Wei-Kuan
    Date: 2017-06-18
    Issue Date: 2017-03-09 02:10:48 (UTC+8)
    Relation: The proceedings of DAC 2017
    Appears in Collections:[電機工程學系暨研究所] 會議論文

    Files in This Item:

    File Description SizeFormat
    Boosting the Performance of 3D Charge Trap NAND Flash with.pdf全文218KbAdobe PDF42View/Open

    All items in 機構典藏 are protected by copyright, with all rights reserved.


    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - Feedback