English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 55184/89457 (62%)
造訪人次 : 10666916      線上人數 : 18
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋
    請使用永久網址來引用或連結此文件: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/108847


    題名: Efficient Warranty-Aware Wear Leveling for Embedded Systems with PCM Main Memory
    作者: Sheng-Wei Cheng;Yuan-Hao Chang;Tseng-Yi Chen;Yu-Fen Chang;Hsin-Wen Wei;Wei-Kuan Shih
    關鍵詞: wear leveling;Embedded systems;operation efficiency;PCM main memory;product warranty period
    日期: 2016-07-01
    上傳時間: 2016-12-17 02:10:21 (UTC+8)
    出版者: IEEE
    摘要: Recently, phase change memory (PCM) has become a promising candidate to replace dynamic RAM as main memory due to its low power consumption, fast I/O performance, and byte addressability. Accompanied with the merits, the adoption of PCM may suffer from its physical characteristic of limited write endurance. Wear leveling is a well-known approach to address this issue. For PCM main memory, the design of wear leveling should stress operation efficiency and overhead reduction. Nevertheless, conventional designs are usually dedicated to prolonging the lifetime of PCM in the best effort. In this paper, we propose a novel perspective that, instead of valuing PCM lifetime exploitation as the first priority, we turn to satisfy the product warranty period. With such a paradigm shift, the management overhead of wear-leveling mechanisms could be reduced so as to achieve further enhancement of operation efficiency. To this end, we propose a warranty-aware page management design that introduces novel criteria used to determine the state of a page by taking both the product warranty period and the write cycles of a page into consideration. Theoretical analysis is also conducted to investigate the properties and performance of the proposed management. To show the effectiveness of the proposed design, we collected real traces by running SPEC2006 benchmarks with different write intensity workloads. The experimental results showed that our design reduced the overhead to one-third that of the state-of-the-art designs while still providing the same level of performance.
    關聯: IEEE Transactions on VLSI 24(7), p.2535-2547
    DOI: 10.1109/TVLSI.2015.2511147
    顯示於類別:[電機工程學系暨研究所] 期刊論文

    文件中的檔案:

    檔案 描述 大小格式瀏覽次數
    Efficient Warranty-Aware Wear Leveling for Embedded Systems with PCM Main Memory.pdf3320KbAdobe PDF0檢視/開啟
    index.html0KbHTML148檢視/開啟
    index.html0KbHTML98檢視/開啟

    在機構典藏中所有的資料項目都受到原著作權保護.

    TAIR相關文章

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - 回饋