English  |  正體中文  |  简体中文  |  Items with full text/Total items : 52052/87180 (60%)
Visitors : 8897234      Online Users : 238
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version
    Please use this identifier to cite or link to this item: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/105745

    Title: 應用FPGA於點字顯示器之系統設計
    Other Titles: The application of FPGA in Braille display system design
    Authors: 廖哲葦;Liao, Che-Wei
    Contributors: 淡江大學機械與機電工程學系博士班
    Keywords: 點字顯示器;Braille Display;FPGA;USB
    Date: 2015
    Issue Date: 2016-01-22 15:04:09 (UTC+8)
    Abstract: 本研究使用FPGA晶片來簡化點字顯示器的電路設計。採用硬體描述語言將點字顯示器的控制系統包含微控制器及邏輯晶片等電路,設計並整合於FPGA晶片內。使用單一晶片取代整個電路板對點字觸摸顯示器進行控制。利用FPGA晶片更改電路的便利性,使整體電路設計更為靈活。
    FPGA (Field Programmable Gate Array, FPGA) was used in this study to simplify the circuit design of the Braille display. With the use of the hardware description language, the Braille display control system composed of a microcontroller, logic gates, and other circuits was designed and integrated into the FPGA chip. This single chip can then be used to replace the entire circuit board to control the Braille display. FPGA provides a convenient mechanism to allow implement hardware, making the overall circuit design more flexible.
    During the early phase of the study, a FPGA development kit, combined with an eight slots main circuit board and eight Braille cells, served as a platform for developing the Braille display control system. After completing the design of the 8051 microprocessor core, logic modules, and other circuits, the control system successfully achieved was then loaded onto a development module. By integrating the development module, the main circuit board, and the Braille cells, the prototype of a FPGA based Braille display was accomplished.
    The information signals at the computer side were sent through the USB interface to the 8051 microprocessor core inside the Braille display FPGA chip, which were then converted into Braille messages. Then, parallel outputs was carried out through the logic control module made up of 3 to 8 decoder and data latch modulus to send signals to the specified Braille cells. The functional test results show that the overall system design of the FPGA based Braille display is appropriate. The design goals of hardware simplification, user-friendly operation, and maintenance convenience are all achieved.
    Appears in Collections:[機械與機電工程學系暨研究所] 學位論文

    Files in This Item:

    File Description SizeFormat

    All items in 機構典藏 are protected by copyright, with all rights reserved.

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - Feedback