Low-cost and high-speed hardware implementation of contrast-preserving image dynamic range compression for full-HD video enhancement

doi:10.1049/iet-ipr.2014.0162

機構典藏 > College of Engineering > Graduate Institute & Department of Electrical Engineering > Journal Article > Item 987654321/104567

Please use this identifier to cite or link to this item: https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/104567

Title:	Low-cost and high-speed hardware implementation of contrast-preserving image dynamic range compression for full-HD video enhancement
Authors:	Li, Shih-An;Tsai, Chi-Yi
Keywords:	approximation theory;data compression;field programmable gate arrays;image colour analysis;image enhancement;video coding
Date:	2015-08-01
Issue Date:	2016-01-06 11:03:09 (UTC+8)
Publisher:	IET
Abstract:	This study presents a cost-efficient and high-performance field programmable gate array (FPGA)-based hardware implementation of a contrast-preserving image dynamic range compression algorithm, which is an important function used in modern digital video cameras and displays to improve visual quality of standard dynamic range colour images (8 bits/channel). To achieve this purpose, a hardware-friendly approximation to an existing fast dynamic range compression with local contrast preservation (FDRCLCP) algorithm is proposed. The computation of the proposed approximated FDRCLCP algorithm requires only fixed-point unsigned binary addition, multiplication, and bit-shifting. Moreover, the proposed hardware implementation uses a line buffer instead of a frame buffer to process whole image data. These advantages significantly improve throughput performance and reduce memory requirement of the system. The FPGA implementation of the proposed algorithm requires only about 98 K bits on-chip memory and achieves about 170.24 MHz operating frequency by using an Altera Cyclone II device. This is a large improvement compared with the existing results as it is quick enough to process full high-definition videos (1920 × 1080 pixels) at least 80 frames per second using a low-cost FPGA device.
Relation:	Image Processing 9(8), pp.605-614
DOI:	10.1049/iet-ipr.2014.0162
Appears in Collections:	[Graduate Institute & Department of Electrical Engineering] Journal Article

Files in This Item:

File	Description	Size	Format
index.html		0Kb	HTML	267	View/Open

Loading...