English  |  正體中文  |  简体中文  |  Items with full text/Total items : 49378/84106 (59%)
Visitors : 7364512      Online Users : 66
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library & TKU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version
    Please use this identifier to cite or link to this item: http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/102691


    Title: Coarse-Fine 時間數位轉換器
    Other Titles: Coarse-Fine Time-to-Digital converter in 0.18 μm CMOS process
    Authors: 廖柏舜;Liao, Po-Shun
    Contributors: 淡江大學電機工程學系碩士班
    施鴻源;Shih, Horng-Yuan
    Keywords: 時間數位轉換器;全數位式鎖相迴路;TDC;ADPLL
    Date: 2014
    Issue Date: 2015-05-04 10:02:00 (UTC+8)
    Abstract: 隨著科技的發展進步,各種微型化晶片對產品面積的要求越來越小,對於電晶體的操作速度越來越快,當然不可能會有十全十美的事情,隨之而來的問題,由於小面積,高速度,卻又要省電的前提下,對於電晶體的操作電壓的要求卻越來越低。使得要在低電壓域(Voltage Domain)設計電路變得越來越難。由於電晶體的操作速度越來越快,因此在時間域(Time domain)上處理訊號可達到的解析度越來越高。

    近幾年時間數位轉換器(Time-to-digital converters, TDCs)被廣泛的使用於全數位頻率合成器、晶片抖動量測、單分子螢光光譜、螢光影像和雷射顯微掃描如。在高速情況下,時脈的量測,資料的傳輸及接收,在傳輸過程中雜訊之干擾問題,所以如何在高操作速度,低操作電壓下,電路還要對雜訊的影響有高度的抵抗力是非常困難的事情。

    此篇論文提出一Coarse-Fine TDC架構,此架構將Coarse TDC送進TA(Time Amplifier) 時間放大器裡放大,放大後的取樣誤差再至 Fine TDC架構中再取樣一次,藉此增加整個TDC的解析度。此Coarse-Fine TDC架構可應用於全數位式鎖向迴路(ALL digital PLL)的電路架構中,用以降低All digital PLL輸出訊號之in-band相位雜訊,達到產生高速與低抖動(Jitter)時脈訊號之目的。
    With the improvement of technology, the requirement of electronic products is getting faster and smaller than before. Operating speed of transistor is getting faster and faster, with this problem the operating voltage of the transistor is getting low. Therefore, it not easy in designing circuit with high speed, high gain and low operating voltage.

    Recently years, Time-to-Digital converter used for detecting time interval of specific event are widely applied in many fields such like all digital Phase-Lock-Loop, chip’s jitter, single molecule fluorescence spectroscopy, fluorescence imaging and laser scanning microscopy. In high speed situation, there are some very important issues about clock measurement. The data transmission and reception and the noise interference problems.

    This paper proposes a Coarse-Fine TDC. This architecture put the signal which produced by Coarse TDC into TA. Coarse TDC can find out the deviation then put it into TA. Because of the TA, we can Enlarge the deviation then use Fine TDC processing again. By this way, we can promote the resolution effectively
    Appears in Collections:[電機工程學系暨研究所] 學位論文

    Files in This Item:

    File SizeFormat
    index.html0KbHTML84View/Open

    All items in 機構典藏 are protected by copyright, with all rights reserved.


    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library & TKU Library IR teams. Copyright ©   - Feedback