English |
正體中文
|
简体中文
|
Items with full text/Total items : 62805/95882 (66%)
Visitors : 3986482 Online Users : 351
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by
NTU Library & TKU Library IR team.
Scope
All of 機構典藏
College of Liberal Arts
College of Sciences
College of Engineering
College of Business and Management
College of Foreign Languages and Literature
College of International Affairs
College of Education
College of Entrepreneurial Development
College of Precision Healthcare
College of Global Research and Development
College of Community Development
College of Global Entrepreneurial Development
College of Technology
Administrative office
Office of Physical Education
Journal of TKU
Symposium to Celebrate Tamkang University 66th Anniversary
Symposium to Celebrate Tamkang University 67th Anniversary
MOE Teaching Practice Research Program
Tips:
please add "double quotation mark" for query phrases to get precise results
please goto advance search for comprehansive author search
Adv. Search
Home
‧
Login
‧
Upload
‧
Help
‧
About
‧
Administer
機構典藏
>
Items for Author
Loading...
Category
Loading community tree, please wait....
Year
Loading year class tree, please wait....
Items for Author "Chen, Hsin-Chuan"
Return to Browse by Author
Showing 11 items.
Collection
Date
Title
Authors
Bitstream
[電機工程學系暨研究所] 期刊論文
2022-02-14
Omnidirectional Ultrasonic Localization for Mobile Robots
Hsu, Chen-Chien
;
Chen, Hsin-Chuan
;
Wong, Ching-Chang
;
Lai, Chien-Yu
[電機工程學系暨研究所] 期刊論文
2005-08
A Low-Jitter Phase-Interpolation Direct Digital Synthesizer Using Single Capacitor Integration
Chen, Hsin-chuan
;
江正雄
;
Chiang, Jen-shiun
[電機工程學系暨研究所] 期刊論文
2005-07
Design of an Adjustable-way Cache for Energy Reduction
Chen, Hsin-chuan
;
Chiang, Jen-shiun
[電機工程學系暨研究所] 期刊論文
2004-09-25
A low-jitter phase-interpolation DDS using dual-slope integration
Chen, Hsin-chuan
;
江正雄
;
Chiang, Jen-shiun
[電機工程學系暨研究所] 期刊論文
2003-09
Design of a Low-Power Configurable-Way Cache Applied in Multiprocessor Systems
江正雄
;
Chen, Hsin-chuan
;
Chiang, Jen-shiun
[電機工程學系暨研究所] 期刊論文
2001-12
High Speed Sequential MRU Caches
Chen, Hsin-chuan
;
Chiang, Jen-shiun
;
Lin Yu-sen
[電機工程學系暨研究所] 會議論文
2005-03
Low-power way-predicting cache using valid-bit pre-decision for parallel architectures
Chen, Hsin-Chuan
;
Chiang, Jen-Shiun
[電機工程學系暨研究所] 會議論文
2003-08
A Jitter-Free Phase-Interpolation Direct Digital Synthesizer Using Two-Phase Integration
Chen, Hsin-Chuan
;
Chiang, Jen-Shiun
;
Chen, Hsing-Ying
[電機工程學系暨研究所] 會議論文
2002-08
A ROM-Less Direct Digital Synthesizer Using Piecewise Linear Approximation
Chen, Hsin-Chuan
;
Chiang, Jen-Shiun
;
Kuo, Chung-Yu
[電機工程學系暨研究所] 會議論文
2001-07
A Fast Sequential MRU Cache with Competitive Hardware Cost
Chen, Hsin-Chuan
;
Chiang, Jen-Shiun
;
Lin, Yu-Sen
[電機工程學系暨研究所] 學位論文
2005
Designs of high-performance and low-power cache architectures
陳信全
;
Chen, Hsin-chuan
DSpace Software
Copyright © 2002-2004
MIT
&
Hewlett-Packard
/
Enhanced by
NTU Library & TKU Library IR teams.
Copyright ©
-
Feedback