跳至: [中文]   [數字0-9]   [ A B C D E F G H I J K L M N O P Q R S T U V W X Y Z ] 請輸入前幾個字:

顯示項目1001-1025 / 96937. (共3878頁) << < 36 37 38 39 40 41 42 43 44 45 > >> 每頁顯示[10|25|50]項目

日期	題名	作者
1996-10-13	A 1.2 V CMOS multiplier using low-power current-sensing complementary pass-transistor logic	鄭國興; Cheng, Kuo-hsing; Yee, Liow yu
1997-12-15	A 1.2 V low-power TSPC complementary pass transistor logic	鄭國興; Cheng, Kuo-hsing; Chen, Jian-hung
1997-08-21	A 1.2V 32-bit CMOS adder design using convertional 5V CMOS process	鄭國興; Cheng, Kuo-hsing; Yang, Wei-bin; Laiw, Yii-yih
2005-06-14	A 10-bit 2.5 mW 0.27 mm2 CMOS DAC with spike-free switching	郭建宏; Kuo, Chien-hung; Tsai, Jen-chieh
2005	A 10-bit 50Msample/s pipelined analog-to-digital converter	黃世麟; Huang, Shih-lin
2005	A 10bits low power digital-to-analog converter	蔡仁杰; Tsai, Jen-chieh
2020-12	A 161-Year Experiment in Sediment Production, Storage, and Flux in a Small, Episodically Aggraded Mountain Catchment	James, L. Allan; Pfeiffer, Allison M.; Hung, Chen-Ling J.
2006-08	A 1V 82dB Multibit Delta-Sigma Modulator	Kuo, Chien-Hung; Chang, Kang-Shuo; Jian, Jing-Shan
2003-08	A 1V, 11-Bits Double-Sampling Delta-Sigma Modulator	郭建宏; Kuo, Chien-hung; Kao, Tsung-kai; Liu, Shen-Iuan
1998-11-24	A 2-dimensional DCT/IDCT with overlapped row-column operation	江正雄; Chiang, Jen-shiun; Chiang, Ming-da
2005-03	A 2.5V 6.4mW 10-bit 140MS/s Digital-to-Analog Converterwith Improved Current Mirror	郭建宏; Kuo, Chien-hung; Tsai, Jen-chieh
2005-03	A 20 Years Overview and Prospect of Interpretive Research in Taiwan: 1984-2003	陳維立; Wu, H. C.; Chen, W. J.
2005-10	A 23-Amino Acid Motif Spanning the Basic Domain Targets Zebrafish Myogenic Regulatory Factor Myf5 into Nucleolus	陳曜鴻; Chen, Yau-hung; Wang, Y. H.; Lu, C. H.; Tsai, H. J.
2016-05-01	A 25 MHz crystal less clock generator with background calibration against process and temperature variation	Yang, Wei-Bin; Hong, Ming-Hao
2010-02	A 250 MHz 14 dB-NF 73 dB-Gain 82 dB-DR Analog Baseband Chain with Digital-Assisted DC-Offset Calibration for Ultra-Wideband	施鴻源; Shih, Horng-yuan; Kuo, Chien-nan; Chen, Wei-hsien, Yang, Tzu-yi; Juang, Kai-chenug
2015-05-22	A 25MHz Crystal Less Clock Generator with Background Calibration Against Process and Temperature Variation	Yang, Wei-Bin
2005-08	A 3-D numerical modeling for soil nail pullout behavior	洪勇善; Hong, Yung-shan; 吳朝賢; Wu, Cho-sen; 陳信志; Chen, Xin-zhi
2002-06-02	A 3-priority queue transmission service for a distributed remote monitoring environment	陳瑞發; Chen, Jui-fa; Lin, Wei-chuan; Chung, Chi-ming; Jian, Zhi-yu; Huc, Wen-chen
2002-06-14	A 3-priority queue transmission service for real-time interaction in virtual world	陳瑞發; Chen, Jui-fa; Lin, Wei-chuan; Chung, Chi-ming; Jian, Chih-yu
1998-05-31	A 3.3 V all digital phase-locked loop with small DCO hardware and fast phase lock	江正雄; Chiang, Jen-shiun; Chen, Kuang-yuan
1998-11-24	A 3.3 V two-stage fourth-order sigma-delta modulator with gain compensation technique	江正雄; Chiang, Jen-shiun; Chou, Pao-chu
1998	A 3.3V delta-sigma A/D converter with area-efficient and low-power digital filter for decimation on speech coding	江正雄; Chiang, Jen-shiun; Chen, Jau-liang; 賴友仁; Lai, Eugene
2016-06	A 3D Endoscopic Imaging System with Content-Adaptive Filtering and Hierarchical Similarity Analysis	Chih-Hsien Hsia; Jen-Shiun Chiang; Hsin-Ting Li; Chien-Sheng Lin; and Kuang-Yi Chou
2005-07	A 3D Situated Language Exercising System in the WWW Environment	葛煥昭; Keh, Huan-chao; Chang, Jia-lin, Lin, Kun-yi; 徐琿輝; Hsu, Hun-hui
1994-02	A 7,8-secolabdanoid from the liverwort Pallavicinia subciliata	吳嘉麗; Wu, Chia-li; Liu, Huei-ju; Uang, Huey-ling

顯示項目1001-1025 / 96937. (共3878頁) << < 36 37 38 39 40 41 42 43 44 45 > >> 每頁顯示[10|25|50]項目